~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* ARM: tegra: Fix Tegra PWM parent clockSvyatoslav Ryhel2023-02-23
* ARM: tegra: clock: add clk_id_to_pll_id helperSvyatoslav Ryhel2023-02-23
* ARM: tegra: remap clock_osc_freq for all Tegra familySvyatoslav Ryhel2023-02-02
* doc: replace @return by Return:Heinrich Schuchardt2022-01-19
* common: Drop linux/bitops.h from common headerSimon Glass2020-05-18
* common: Drop linux/delay.h from common headerSimon Glass2020-05-18
* common: Drop log.h from common headerSimon Glass2020-05-18
* common: Drop init.h from common headerSimon Glass2020-05-18
* common: Drop net.h from common headerSimon Glass2020-05-18
* i2c: t210: Add VI_I2C clock source supportTom Warren2020-04-02
* t210: do not enable PLLE and UPHY PLL HW PWRSEQJC Kuo2020-04-02
* ARM: tegra: Remove disp1 clock initialization on Tegra210Thierry Reding2019-06-05
* ARM: tegra: Fix mux type for disp1 and disp2 clocks on Tegra210Thierry Reding2019-06-05
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-07
* ARM: tegra: add APIs the clock uclass driver will needStephen Warren2016-09-27
* ARM: tegra: add peripheral clock init tableStephen Warren2016-09-27
* ARM: tegra210: set PLLE_PTS bit when enabling PLLEStephen Warren2016-03-29
* ARM: tegra210: implement PLLE init procedure from TRMStephen Warren2015-11-12
* ARM: tegra: clk_m is the architected timer source clockThierry Reding2015-09-16
* ARM: tegra: Implement clk_mThierry Reding2015-09-16
* tegra: Correct logic for reading pll_misc in clock_start_pll()Simon Glass2015-08-13
* Tegra: PLL: use per-SoC pllinfo table instead of PLL_DIVM/N/P, etc.Tom Warren2015-08-05
* Tegra: clocks: Add 38.4MHz OSC support for T210 useTom Warren2015-08-05
* ARM: Tegra210: Add SoC code/include files for T210Tom Warren2015-07-28