~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
path: root/arch/mips/lib/cache_init.S
Commit message (Expand)AuthorAge
* mips: refactor disabling of cachesDaniel Schwierzeck2020-07-18
* mips: add KSEG1 wrapper for change_k0_ccaDaniel Schwierzeck2020-07-18
* MIPS: cache: remove config option CONFIG_SYS_MIPS_CACHE_MODEDaniel Schwierzeck2018-09-22
* MIPS: cache: make index base address configurableDaniel Schwierzeck2018-09-22
* MIPS: cache: optimise changing of k0 CCA modeDaniel Schwierzeck2018-09-22
* MIPS: cache: reimplement dcache_[status, enable, disable]Daniel Schwierzeck2018-09-22
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-07
* MIPS: Ensure cache ops complete in mips_cache_resetPaul Burton2016-09-21
* MIPS: Clear hazard between TagLo writes & cache opsPaul Burton2016-09-21
* MIPS: Join the coherent domain when a CM is presentPaul Burton2016-09-21
* MIPS: L2 cache supportPaul Burton2016-09-21
* MIPS: Define register names for cache initPaul Burton2016-09-21
* MIPS: Enable use of the instruction cache earlierPaul Burton2016-09-21
* MIPS: Split I & D cache line size configPaul Burton2016-05-31
* MIPS: Move cache sizes to KconfigPaul Burton2016-05-31
* MIPS: Use unchecked immediate addition/subtractionPaul Burton2016-05-21
* MIPS: sync processor and register definitions with linux-4.4Daniel Schwierzeck2016-01-16
* MIPS: clear TagLo select 2 during cache initPaul Burton2015-01-29
* MIPS: allow systems to skip loads during cache initPaul Burton2015-01-29
* MIPS: inline mips_init_[id]cache functionsPaul Burton2015-01-29
* MIPS: refactor cache loops to a macroPaul Burton2015-01-29
* MIPS: refactor L1 cache config reads to a macroPaul Burton2015-01-29
* MIPS: unify cache initialization codePaul Burton2015-01-29