arch/arm/dts/imx6qdl-aristainetos2c_cslb-u-boot.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77

// SPDX-License-Identifier: GPL-2.0+ or X11
/*
 * Copyright (C) 2019 Heiko Schocher <hs@denx.de>
 */

/ {
	chosen {
		bootph-all;
		stdout-path = &uart1;
	};

	wdt-reboot {
		compatible = "wdt-reboot";
		wdt = <&wdog1>;
	};
};

&uart1 {
	bootph-all;
};

&pinctrl_gpio {
	bootph-all;
};

&pinctrl_uart1 {
	bootph-all;
};

&iomuxc {
	bootph-all;
};

&aips1 {
	bootph-all;
};

&backlight {
	pwms = <&pwm1 0 300000>;
	default-brightness-level = <2>;
};

/*
 * allow switching write protect / reset pin by gpio,
 * because "pinctrl-assert-gpios" from &ecspi1 isn't handled by u-boot
 */
&gpio2 {
	bootph-all;

	wp_spi_nor {
		gpio-hog;
		output-high;
		gpios = <15 GPIO_ACTIVE_HIGH>;
	};

	reset_spi_nor {
		gpio-hog;
		output-high;
		gpios = <28 GPIO_ACTIVE_HIGH>;
	};
};

&gpio4 {
	bootph-all;
};

&ecspi1 {
	bootph-all;
};

&flash {
	bootph-all;
};

&pinctrl_ecspi1 {
	bootph-all;
};