1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
* Copyright (C) 2019 MediaTek Inc.
* Author: Mingming Lee <mingming.lee@mediatek.com>
*
*/
#include <dt-bindings/clock/mt8512-clk.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/phy/phy.h>
/ {
compatible = "mediatek,mt8512";
interrupt-parent = <&sysirq>;
#address-cells = <1>;
#size-cells = <1>;
gic: interrupt-controller@c000000 {
compatible = "arm,gic-v3";
#interrupt-cells = <3>;
interrupt-parent = <&gic>;
interrupt-controller;
reg = <0xc000000 0x40000>, /* GICD */
<0xc080000 0x200000>; /* GICR */
interrupts = <GIC_PPI 9
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
};
topckgen: clock-controller@10000000 {
compatible = "mediatek,mt8512-topckgen";
reg = <0x10000000 0x1000>;
#clock-cells = <1>;
};
topckgen_cg: clock-controller-cg@10000000 {
compatible = "mediatek,mt8512-topckgen-cg";
reg = <0x10000000 0x1000>;
#clock-cells = <1>;
};
infracfg: clock-controller@10001000 {
compatible = "mediatek,mt8512-infracfg";
reg = <0x10001000 0x1000>;
#clock-cells = <1>;
};
pinctrl: pinctrl@10005000 {
compatible = "mediatek,mt8512-pinctrl";
reg = <0x10005000 0x1000>;
gpio: gpio-controller {
gpio-controller;
#gpio-cells = <2>;
};
};
watchdog0: watchdog@10007000 {
compatible = "mediatek,wdt";
reg = <0x10007000 0x1000>;
interrupts = <GIC_SPI 190 IRQ_TYPE_EDGE_FALLING>;
#reset-cells = <1>;
status = "disabled";
timeout-sec = <60>;
reset-on-timeout;
};
timer0: apxgpt@10008000 {
compatible = "mediatek,timer";
reg = <0x10008000 0x1000>;
interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_LOW>;
clocks = <&topckgen CLK_TOP_SYS_26M_D2>,
<&topckgen CLK_TOP_CLK32K>,
<&infracfg CLK_INFRA_APXGPT>;
clock-names = "clk13m",
"clk32k",
"bus";
};
apmixedsys: clock-controller@1000c000 {
compatible = "mediatek,mt8512-apmixedsys";
reg = <0x1000c000 0x1000>;
#clock-cells = <1>;
};
sysirq: interrupt-controller@10200a80 {
compatible = "mediatek,sysirq";
interrupt-controller;
#interrupt-cells = <3>;
interrupt-parent = <&gic>;
reg = <0x10200a80 0x50>;
};
uart0: serial@11002000 {
compatible = "mediatek,hsuart";
reg = <0x11002000 0x1000>;
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_LOW>;
clocks = <&topckgen CLK_TOP_CLK26M>,
<&infracfg CLK_INFRA_UART0>;
clock-names = "baud", "bus";
status = "disabled";
};
usb3: usb@11213e00 {
compatible = "mediatek,mt8512-mtu3", "mediatek,mtu3";
reg = <0x11213e00 0x0100>;
reg-names = "ippc";
phys = <&u2port0 PHY_TYPE_USB2>, <&u2port1 PHY_TYPE_USB2>;
clocks = <&infracfg CLK_INFRA_USB_SYS>,
<&topckgen CLK_TOP_SSUSB_TOP_CK_EN>,
<&infracfg CLK_INFRA_ICUSB>;
clock-names = "sys_ck", "ref_ck", "mcu_ck";
#address-cells = <1>;
#size-cells = <1>;
ranges;
status = "disabled";
ssusb: usb@11210000 {
compatible = "mediatek,ssusb";
reg = <0x11210000 0x3e00>;
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_LOW>;
reg-names = "mac";
status = "disabled";
};
};
u3phy: usb-phy@11cc0000 {
compatible = "mediatek,mt8512-tphy",
"mediatek,generic-tphy-v2";
#address-cells = <1>;
#size-cells = <1>;
ranges;
status = "disabled";
u2port0: usb-phy@11cc0000 {
reg = <0x11cc0000 0x400>;
clocks = <&topckgen CLK_TOP_USB20_48M_EN>;
clock-names = "ref";
#phy-cells = <1>;
status = "okay";
};
u2port1: usb-phy@11c40000 {
reg = <0x11c40000 0x400>;
#phy-cells = <1>;
status = "okay";
};
};
mmc0: mmc@11230000 {
compatible = "mediatek,mt8512-mmc";
reg = <0x11230000 0x1000>,
<0x11cd0000 0x1000>;
interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_LOW>;
clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>,
<&infracfg CLK_INFRA_MSDC0>,
<&infracfg CLK_INFRA_MSDC0_SRC>;
clock-names = "source", "hclk", "source_cg";
status = "disabled";
};
};
|