arch/arm/dts/socfpga_cyclone5_vining_fpga-u-boot.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

// SPDX-License-Identifier: (GPL-2.0+ OR X11)
/*
 * U-Boot additions
 *
 * Copyright (C) 2015 Marek Vasut <marex@denx.de>
 * Copyright (c) 2018 Simon Goldschmidt
 */

#include "socfpga-common-u-boot.dtsi"

/{
	aliases {
		spi0 = "/soc/spi@ff705000";
		udc0 = &usb1;
	};
};

&mmc {
	status = "disabled";
};

&qspi {
	bootph-all;

	n25q128@0 {
		compatible = "n25q128", "jedec,spi-nor";
		bootph-all;
	};
	n25q00@1 {
		compatible = "n25q00", "jedec,spi-nor";
		bootph-all;
	};
};

&uart0 {
	clock-frequency = <100000000>;
	bootph-all;
};

&uart1 {
	clock-frequency = <100000000>;
};

&porta {
	bank-name = "porta";
};

&portb {
	bank-name = "portb";
};

&portc {
	bank-name = "portc";
};

&watchdog0 {
	bootph-all;
};