blob: 4e1da98d1f2105bc61ce8849b482e14efe1c31b6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright (c) 2019 NVIDIA Corporation. All rights reserved.
*/
#ifndef _TEGRA_CBOOT_H_
#define _TEGRA_CBOOT_H_
#include <net.h>
#ifdef CONFIG_ARM64
extern unsigned long cboot_boot_x0;
void cboot_save_boot_params(unsigned long x0, unsigned long x1,
unsigned long x2, unsigned long x3);
int cboot_dram_init(void);
int cboot_dram_init_banksize(void);
ulong cboot_get_usable_ram_top(ulong total_size);
int cboot_get_ethaddr(const void *fdt, uint8_t mac[ETH_ALEN]);
#else
static inline void cboot_save_boot_params(unsigned long x0, unsigned long x1,
unsigned long x2, unsigned long x3)
{
}
static inline int cboot_dram_init(void)
{
return -ENOSYS;
}
static inline int cboot_dram_init_banksize(void)
{
return -ENOSYS;
}
static inline ulong cboot_get_usable_ram_top(ulong total_size)
{
return 0;
}
static inline int cboot_get_ethaddr(const void *fdt, uint8_t mac[ETH_ALEN])
{
return -ENOSYS;
}
#endif
#endif
|