blob: 988b057e5984fe1deeb46187169ae606459debb5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
// SPDX-License-Identifier: GPL-2.0
/*
* Copyright (C) 2018 MediaTek Inc.
*/
#include <common.h>
#include <init.h>
#include <asm/global_data.h>
#include <linux/io.h>
#include <linux/sizes.h>
#include <asm/arch/misc.h>
#include "preloader.h"
DECLARE_GLOBAL_DATA_PTR;
struct boot_argument *preloader_param;
int mtk_soc_early_init(void)
{
return 0;
}
int dram_init(void)
{
u32 i;
if (((size_t)preloader_param >= CFG_SYS_SDRAM_BASE) &&
((size_t)preloader_param % sizeof(size_t) == 0) &&
preloader_param->magic == BOOT_ARGUMENT_MAGIC &&
preloader_param->dram_rank_num <=
ARRAY_SIZE(preloader_param->dram_rank_size)) {
gd->ram_size = 0;
for (i = 0; i < preloader_param->dram_rank_num; i++)
gd->ram_size += preloader_param->dram_rank_size[i];
} else {
gd->ram_size = get_ram_size((long *)CFG_SYS_SDRAM_BASE,
SZ_2G);
}
return 0;
}
int print_cpuinfo(void)
{
void __iomem *chipid;
u32 swver;
chipid = ioremap(VER_BASE, VER_SIZE);
swver = readl(chipid + APSW_VER);
printf("CPU: MediaTek MT7623 E%d\n", (swver & 0xf) + 1);
return 0;
}
|