blob: 3df17b445c4d2e82ef2a544779a35a2cdb441761 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2019 Angelo Dureghello <angelo@sysam.it>
*/
/ {
compatible = "fsl,mcf5275";
aliases {
serial0 = &uart0;
fec0 = &fec0;
fec1 = &fec1;
};
soc {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
ipsbar: ipsbar@4000000 {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x00000000 0x40000000 0x40000000>;
reg = <0x40000000 0x40000000>;
wdog0: watchdog@140000 {
compatible = "fsl,mcf5208-wdt";
reg = <0x140000 0x10>;
status = "disabled";
};
uart0: uart@200 {
compatible = "fsl,mcf-uart";
reg = <0x200 0x40>;
status = "disabled";
};
uart1: uart@240 {
compatible = "fsl,mcf-uart";
reg = <0x240 0x40>;
status = "disabled";
};
uart2: uart@280 {
compatible = "fsl,mcf-uart";
reg = <0x280 0x40>;
status = "disabled";
};
fec0: ethernet@1000 {
compatible = "fsl,mcf-fec";
reg = <0x1000 0x800>;
max-speed = <100>;
phy-addr = <(-1)>;
timeout-loop = <50000>;
status = "disabled";
};
fec1: ethernet@1800 {
compatible = "fsl,mcf-fec";
reg = <0x1800 0x800>;
mii-base = <0>;
max-speed = <100>;
timeout-loop = <50000>;
status = "disabled";
};
i2c0: i2c@300 {
compatible = "fsl-i2c";
#address-cells=<1>;
#size-cells=<0>;
cell-index = <0>;
reg = <0x300 0x14>;
clock-frequency = <100000>;
status = "disabled";
};
};
};
};
|