blob: b6af1ffd76715bfa2eaf77454b11d004b1bde140 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
/dts-v1/;
/memreserve/ 0x00000000 0x00001000; /* Exception vectors */
/memreserve/ 0x000f0000 0x00010000; /* PIIX4 ISA memory */
/ {
#address-cells = <1>;
#size-cells = <1>;
compatible = "mti,malta";
chosen {
stdout-path = &uart0;
};
isa@0 {
compatible = "isa";
#address-cells = <2>;
#size-cells = <1>;
ranges = <1 0 0 0x1000>;
uart0: serial@3f8 {
compatible = "ns16550a";
reg = <1 0x3f8 0x40>;
reg-shift = <0>;
clock-frequency = <1843200>;
bootph-all;
};
};
pci0@1bd00000 {
compatible = "mips,pci-msc01";
device_type = "pci";
reg = <0x1bd00000 0x2000>;
#address-cells = <3>;
#size-cells = <2>;
bus-range = <0x0 0x0>;
ranges = <0x01000000 0 0x00000000 0x00000000 0 0x800000 /* I/O */
0x02000000 0 0x10000000 0xb0000000 0 0x10000000 /* MEM */>;
status = "disabled";
};
pci0@1be00000 {
compatible = "marvell,pci-gt64120";
device_type = "pci";
reg = <0x1be00000 0x2000>;
#address-cells = <3>;
#size-cells = <2>;
bus-range = <0x0 0x0>;
ranges = <0x01000000 0 0x00000000 0x00000000 0 0x20000 /* I/O */
0x02000000 0 0x10000000 0x10000000 0 0x8000000 /* MEM */>;
status = "okay";
};
};
|