arch/mips/dts/tplink_wdr4300.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2016 Marek Vasut <marex@denx.de>
 */

/dts-v1/;
#include "ar934x.dtsi"

/ {
	model = "TP-Link WDR4300 Board";
	compatible = "tplink,wdr4300", "qca,ar934x";

	aliases {
		serial0 = &uart0;
		spi0 = &spi0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&ehci0 {
	status = "okay";
};

&gmac0 {
	phy-mode = "rgmii";
	status = "okay";
};

&spi0 {
	spi-max-frequency = <25000000>;
	status = "okay";
	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		memory-map = <0x1e000000 0x00800000>;
		spi-max-frequency = <25000000>;
		reg = <0>;
	};
};

&uart0 {
	clock-frequency = <40000000>;
	status = "okay";
};

&xtal {
	clock-frequency = <40000000>;
};