~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
blob: a9d597edd58b5f6db0033620a9dc844fe9fa91d5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
#
# board/renesas/v3hsk/Makefile
#
# Copyright (C) 2019 Renesas Electronics Corporation
# Copyright (C) 2019 Cogent Embedded, Inc.
#
# SPDX-License-Identifier: GPL-2.0+
#

ifdef CONFIG_SPL_BUILD
obj-y	:= ../rcar-common/gen3-spl.o
else
obj-y	:= ../rcar-common/v3-common.o ../rcar-common/common.o
obj-$(CONFIG_SYSRESET)	+= cpld.o
endif