blob: 12ec8461073527768084775575f7fa6de24b6fe5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
* Intel Apollo Lake pin controller
The Apollo Lake (APL) pin controller is used to select the function of a pin
and to configure it.
Required properties:
- compatible: "intel,apl-pinctrl"
- intel,p2sb-port-id: Port ID number within the parent P2SB
- reg: PCI address of the controller
Please refer to pinctrl-bindings.txt in this directory for details of the
common pinctrl bindings used by client devices.
Optional subnodes:
GPIO nodes may be added as children of the pinctrl nodes. See intel,apl-gpio
for the binding.
Example:
...
{
p2sb: p2sb@d,0 {
reg = <0x02006810 0 0 0 0>;
compatible = "intel,p2sb";
early-regs = <IOMAP_P2SB_BAR 0x100000>;
n {
compatible = "intel,apl-pinctrl";
intel,p2sb-port-id = <PID_GPIO_N>;
gpio_n: gpio-n {
compatible = "intel,apl-gpio";
#gpio-cells = <2>;
};
};
};
};
...
|