~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
blob: 2d5469cb8e96d312209525b6d7e7a0cd9a4c426d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
if RAM || SPL_RAM

config CADENCE_DDR_CTRL
	bool "Enable Cadence DDR controller"
	depends on DM
	help
	  Enable support for Cadence DDR controller, as found on
	  the Renesas RZ/N1 SoC. This controller has a large number
	  of registers which need to be programmed, mostly using values
	  obtained from Denali SOMA files via a TCL script.

endif