~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
blob: 1aaf064c30cf3a1e0e114d6b1da9d9321cb6f4ec (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
config STM32MP1_DDR
	bool "STM32MP1 DDR driver"
	depends on DM && OF_CONTROL && ARCH_STM32MP
	select RAM
	select SPL_RAM if SPL
	default y
	help
		activate STM32MP1 DDR controller driver for STM32MP1 soc
		family:	support for LPDDR2, LPDDR3 and DDR3
		the SDRAM parameters for controleur and phy need to be provided
		in device tree (computed by DDR tuning tools)

config STM32MP1_DDR_INTERACTIVE
	bool "STM32MP1 DDR driver : interactive support"
	depends on STM32MP1_DDR
	help
		activate interactive support in STM32MP1 DDR controller driver
		used for DDR tuning tools
		to enter in intercative mode type 'd' during SPL DDR driver
		initialisation

config STM32MP1_DDR_INTERACTIVE_FORCE
	bool "STM32MP1 DDR driver : force interactive mode"
	depends on STM32MP1_DDR_INTERACTIVE
	help
		force interactive mode in STM32MP1 DDR controller driver
		skip the polling of character 'd' in console
		useful when SPL is loaded in sysram
		directly by programmer

config STM32MP1_DDR_TESTS
	bool "STM32MP1 DDR driver : tests support"
	depends on STM32MP1_DDR_INTERACTIVE
	default y
	help
		activate test support for interactive support in
		STM32MP1 DDR controller driver: command test

config STM32MP1_DDR_TUNING
	bool "STM32MP1 DDR driver : support of tuning"
	depends on STM32MP1_DDR_INTERACTIVE
	default y
	help
		activate tuning command in STM32MP1 DDR interactive mode
		used for DDR tuning tools
		- DQ Deskew algorithm
		- DQS Trimming