1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
|
/* SPDX-License-Identifier: GPL-2.0+
*
* Copyright (C) 2016 Nexell Co., Ltd.
*
* Author: junghyun, kim <jhkim@nexell.co.kr>
*/
#ifndef _S5PXX18_SOC_MIPI_H_
#define _S5PXX18_SOC_MIPI_H_
#define NUMBER_OF_MIPI_MODULE 1
#define PHY_BASEADDR_MIPI_MODULE 0xC00D0000
#define PHY_BASEADDR_MIPI_LIST \
{ PHY_BASEADDR_MIPI_MODULE }
#define nx_mipi_numberof_csi_channels 2
struct nx_mipi_register_set {
u32 csis_control;
u32 csis_dphyctrl;
u32 csis_config_ch0;
u32 csis_dphysts;
u32 csis_intmsk;
u32 csis_intsrc;
u32 csis_ctrl2;
u32 csis_version;
u32 csis_dphyctrl_0;
u32 csis_dphyctrl_1;
u32 __reserved0;
u32 csis_resol_ch0;
u32 __reserved1;
u32 __reserved2;
u32 sdw_config_ch0;
u32 sdw_resol_ch0;
u32 csis_config_ch1;
u32 csis_resol_ch1;
u32 sdw_config_ch1;
u32 sdw_resol_ch1;
u32 csis_config_ch2;
u32 csis_resol_ch2;
u32 sdw_config_ch2;
u32 sdw_resol_ch2;
u32 csis_config_ch3;
u32 csis_resol_ch3;
u32 sdw_config_ch3;
u32 sdw_resol_3;
u32 __reserved3[(16 + 128) / 4];
u32 dsim_status;
u32 dsim_swrst;
u32 dsim_clkctrl;
u32 dsim_timeout;
u32 dsim_config;
u32 dsim_escmode;
u32 dsim_mdresol;
u32 dsim_mvporch;
u32 dsim_mhporch;
u32 dsim_msync;
u32 dsim_sdresol;
u32 dsim_intsrc;
u32 dsim_intmsk;
u32 dsim_pkthdr;
u32 dsim_payload;
u32 dsim_rxfifo;
u32 dsim_fifothld;
u32 dsim_fifoctrl;
u32 dsim_memacchr;
u32 dsim_pllctrl;
u32 dsim_plltmr;
u32 dsim_phyacchr;
u32 dsim_phyacchr1;
u32 __reserved4[(0x2000 - 0x015C) / 4];
u32 mipi_csis_pktdata[0x2000 / 4];
};
enum nx_mipi_dsi_syncmode {
nx_mipi_dsi_syncmode_event = 0,
nx_mipi_dsi_syncmode_pulse = 1,
};
enum nx_mipi_dsi_format {
nx_mipi_dsi_format_command3 = 0,
nx_mipi_dsi_format_command8 = 1,
nx_mipi_dsi_format_command12 = 2,
nx_mipi_dsi_format_command16 = 3,
nx_mipi_dsi_format_rgb565 = 4,
nx_mipi_dsi_format_rgb666_packed = 5,
nx_mipi_dsi_format_rgb666 = 6,
nx_mipi_dsi_format_rgb888 = 7
};
enum nx_mipi_dsi_lpmode {
nx_mipi_dsi_lpmode_hs = 0,
nx_mipi_dsi_lpmode_lp = 1
};
enum nx_mipi_phy_b_dphyctl {
nx_mipi_phy_b_dphyctl_m_txclkesc_20_mhz = 0x1F4,
nx_mipi_phy_b_dphyctl_m_txclkesc_19_mhz = 0x1DB,
nx_mipi_phy_b_dphyctl_m_txclkesc_18_mhz = 0x1C2,
nx_mipi_phy_b_dphyctl_m_txclkesc_17_mhz = 0x1A9,
nx_mipi_phy_b_dphyctl_m_txclkesc_16_mhz = 0x190,
nx_mipi_phy_b_dphyctl_m_txclkesc_15_mhz = 0x177,
nx_mipi_phy_b_dphyctl_m_txclkesc_14_mhz = 0x15E,
nx_mipi_phy_b_dphyctl_m_txclkesc_13_mhz = 0x145,
nx_mipi_phy_b_dphyctl_m_txclkesc_12_mhz = 0x12C,
nx_mipi_phy_b_dphyctl_m_txclkesc_11_mhz = 0x113,
nx_mipi_phy_b_dphyctl_m_txclkesc_10_mhz = 0x0FA,
nx_mipi_phy_b_dphyctl_m_txclkesc_9_mhz = 0x0E1,
nx_mipi_phy_b_dphyctl_m_txclkesc_8_mhz = 0x0C8,
nx_mipi_phy_b_dphyctl_m_txclkesc_7_mhz = 0x0AF,
nx_mipi_phy_b_dphyctl_m_txclkesc_6_mhz = 0x096,
nx_mipi_phy_b_dphyctl_m_txclkesc_5_mhz = 0x07D,
nx_mipi_phy_b_dphyctl_m_txclkesc_4_mhz = 0x064,
nx_mipi_phy_b_dphyctl_m_txclkesc_3_mhz = 0x04B,
nx_mipi_phy_b_dphyctl_m_txclkesc_2_mhz = 0x032,
nx_mipi_phy_b_dphyctl_m_txclkesc_1_mhz = 0x019,
nx_mipi_phy_b_dphyctl_m_txclkesc_0_10_mhz = 0x003,
nx_mipi_phy_b_dphyctl_m_txclkesc_0_01_mhz = 0x000
};
enum {
nx_mipi_rst = 0,
nx_mipi_rst_dsi_i,
nx_mipi_rst_csi_i,
nx_mipi_rst_phy_s,
nx_mipi_rst_phy_m
};
enum nx_mipi_int {
nx_mipi_int_csi_even_before = 31,
nx_mipi_int_csi_even_after = 30,
nx_mipi_int_csi_odd_before = 29,
nx_mipi_int_csi_odd_after = 28,
nx_mipi_int_csi_frame_start_ch3 = 27,
nx_mipi_int_csi_frame_start_ch2 = 26,
nx_mipi_int_csi_frame_start_ch1 = 25,
nx_mipi_int_csi_frame_start_ch0 = 24,
nx_mipi_int_csi_frame_end_ch3 = 23,
nx_mipi_int_csi_frame_end_ch2 = 22,
nx_mipi_int_csi_frame_end_ch1 = 21,
nx_mipi_int_csi_frame_end_ch0 = 20,
nx_mipi_int_csi_err_sot_hs_ch3 = 19,
nx_mipi_int_csi_err_sot_hs_ch2 = 18,
nx_mipi_int_csi_err_sot_hs_ch1 = 17,
nx_mipi_int_csi_err_sot_hs_ch0 = 16,
nx_mipi_int_csi_err_lost_fs_ch3 = 15,
nx_mipi_int_csi_err_lost_fs_ch2 = 14,
nx_mipi_int_csi_err_lost_fs_ch1 = 13,
nx_mipi_int_csi_err_lost_fs_ch0 = 12,
nx_mipi_int_csi_err_lost_fe_ch3 = 11,
nx_mipi_int_csi_err_lost_fe_ch2 = 10,
nx_mipi_int_csi_err_lost_fe_ch1 = 9,
nx_mipi_int_csi_err_lost_fe_ch0 = 8,
nx_mipi_int_csi_err_over_ch3 = 7,
nx_mipi_int_csi_err_over_ch2 = 6,
nx_mipi_int_csi_err_over_ch1 = 5,
nx_mipi_int_csi_err_over_ch0 = 4,
nx_mipi_int_csi_err_ecc = 2,
nx_mipi_int_csi_err_crc = 1,
nx_mipi_int_csi_err_id = 0,
nx_mipi_int_dsi_pll_stable = 32 + 31,
nx_mipi_int_dsi_sw_rst_release = 32 + 30,
nx_mipi_int_dsi_sfrplfifoempty = 32 + 29,
nx_mipi_int_dsi_sfrphfifoempty = 32 + 28,
nx_mipi_int_dsi_sync_override = 32 + 27,
nx_mipi_int_dsi_bus_turn_over = 32 + 25,
nx_mipi_int_dsi_frame_done = 32 + 24,
nx_mipi_int_dsi_lpdr_tout = 32 + 21,
nx_mipi_int_dsi_ta_tout = 32 + 20,
nx_mipi_int_dsi_rx_dat_done = 32 + 18,
nx_mipi_int_dsi_rx_te = 32 + 17,
nx_mipi_int_dsi_rx_ack = 32 + 16,
nx_mipi_int_dsi_err_rx_ecc = 32 + 15,
nx_mipi_int_dsi_err_rx_crc = 32 + 14,
nx_mipi_int_dsi_err_esc3 = 32 + 13,
nx_mipi_int_dsi_err_esc2 = 32 + 12,
nx_mipi_int_dsi_err_esc1 = 32 + 11,
nx_mipi_int_dsi_err_esc0 = 32 + 10,
nx_mipi_int_dsi_err_sync3 = 32 + 9,
nx_mipi_int_dsi_err_sync2 = 32 + 8,
nx_mipi_int_dsi_err_sync1 = 32 + 7,
nx_mipi_int_dsi_err_sync0 = 32 + 6,
nx_mipi_int_dsi_err_control3 = 32 + 5,
nx_mipi_int_dsi_err_control2 = 32 + 4,
nx_mipi_int_dsi_err_control1 = 32 + 3,
nx_mipi_int_dsi_err_control0 = 32 + 2,
nx_mipi_int_dsi_err_content_lp0 = 32 + 1,
nx_mipi_int_dsi_err_content_lp1 = 32 + 0,
};
#define DSI_TX_FIFO_SIZE 2048
#define DSI_RX_FIFO_SIZE 256
#define DSI_RX_FIFO_EMPTY 0x30800002
void nx_mipi_dsi_get_status(u32 module_index, u32 *pulps, u32 *pstop,
u32 *pispllstable, u32 *pisinreset,
u32 *pisbackward, u32 *pishsclockready);
void nx_mipi_dsi_software_reset(u32 module_index);
void nx_mipi_dsi_set_clock(u32 module_index, int enable_txhsclock,
int use_external_clock, int enable_byte_clock,
int enable_escclock_clock_lane,
int enable_escclock_data_lane0,
int enable_escclock_data_lane1,
int enable_escclock_data_lane2,
int enable_escclock_data_lane3,
int enable_escprescaler,
u32 escprescalervalue);
void nx_mipi_dsi_set_timeout(u32 module_index, u32 bta_tout,
u32 lpdrtout);
void nx_mipi_dsi_set_config_video_mode(u32 module_index,
int enable_auto_flush_main_display_fifo,
int enable_auto_vertical_count,
int enable_burst,
enum nx_mipi_dsi_syncmode
sync_mode, int enable_eo_tpacket,
int enable_hsync_end_packet,
int enable_hfp, int enable_hbp,
int enable_hsa,
u32 number_of_virtual_channel,
enum nx_mipi_dsi_format format,
u32 number_of_words_in_hfp,
u32 number_of_words_in_hbp,
u32 number_of_words_in_hsync,
u32 number_of_lines_in_vfp,
u32 number_of_lines_in_vbp,
u32 number_of_lines_in_vsync,
u32 number_of_lines_in_command_allow);
void nx_mipi_dsi_set_config_command_mode(u32 module_index,
int enable_auto_flush_main_display_fifo,
int enable_eo_tpacket,
u32 number_of_virtual_channel,
enum nx_mipi_dsi_format format);
void nx_mipi_dsi_set_escape_mode(u32 module_index, u32 stop_state_count,
int force_stop_state, int force_bta,
enum nx_mipi_dsi_lpmode cmdin_lp,
enum nx_mipi_dsi_lpmode txinlp);
void nx_mipi_dsi_set_escape_lp(u32 module_index,
enum nx_mipi_dsi_lpmode cmdin_lp,
enum nx_mipi_dsi_lpmode txinlp);
void nx_mipi_dsi_remote_reset_trigger(u32 module_index);
void nx_mipi_dsi_set_ulps(u32 module_index, int ulpsclocklane,
int ulpsdatalane);
void nx_mipi_dsi_set_size(u32 module_index, u32 width, u32 height);
void nx_mipi_dsi_set_enable(u32 module_index, int enable);
void nx_mipi_dsi_set_phy(u32 module_index, u32 number_of_data_lanes,
int enable_clock_lane, int enable_data_lane0,
int enable_data_lane1, int enable_data_lane2,
int enable_data_lane3, int swap_clock_lane,
int swap_data_lane);
void nx_mipi_dsi_set_pll(u32 module_index, int enable,
u32 pllstabletimer, u32 m_pllpms, u32 m_bandctl,
u32 m_dphyctl, u32 b_dphyctl);
void nx_mipi_dsi_write_pkheader(u32 module_index, u32 data);
void nx_mipi_dsi_write_payload(u32 module_index, u32 data);
u32 nx_mipi_dsi_read_fifo(u32 module_index);
u32 nx_mipi_dsi_read_fifo_status(u32 module_index);
int nx_mipi_smoke_test(u32 module_index);
void nx_mipi_set_base_address(u32 module_index, void *base_address);
void *nx_mipi_get_base_address(u32 module_index);
u32 nx_mipi_get_physical_address(u32 module_index);
void nx_mipi_dsi_set_interrupt_enable_all(u32 module_index, int enable);
void nx_mipi_dsi_set_interrupt_enable(u32 module_index,
u32 int_num, int enable);
int nx_mipi_dsi_get_interrupt_enable(u32 module_index, u32 int_num);
int nx_mipi_dsi_get_interrupt_enable_all(u32 module_index);
int nx_mipi_dsi_get_interrupt_pending(u32 module_index, u32 int_num);
int nx_mipi_dsi_get_interrupt_pending_all(u32 module_index);
int32_t nx_mipi_dsi_get_interrupt_pending_number(u32 module_index);
void nx_mipi_dsi_clear_interrupt_pending(u32 module_index, u32 int_num);
void nx_mipi_dsi_clear_interrupt_pending_all(u32 module_index);
#endif
|