blob: 5c21bf631194b60109f73279c1a6cb553f602ed5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
|
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 2022 MediaTek Inc. All rights reserved.
*
* Author: Sam Shih <sam.shih@mediatek.com>
*/
#ifndef _DT_BINDINGS_CLK_MT7988_H
#define _DT_BINDINGS_CLK_MT7988_H
/* INFRACFG */
/* mtk_fixed_factor */
#define CK_INFRA_CK_F26M 0
#define CK_INFRA_PWM_O 1
#define CK_INFRA_PCIE_OCC_P0 2
#define CK_INFRA_PCIE_OCC_P1 3
#define CK_INFRA_PCIE_OCC_P2 4
#define CK_INFRA_PCIE_OCC_P3 5
#define CK_INFRA_133M_HCK 6
#define CK_INFRA_133M_PHCK 7
#define CK_INFRA_66M_PHCK 8
#define CK_INFRA_FAUD_L_O 9
#define CK_INFRA_FAUD_AUD_O 10
#define CK_INFRA_FAUD_EG2_O 11
#define CK_INFRA_I2C_O 12
#define CK_INFRA_UART_O0 13
#define CK_INFRA_UART_O1 14
#define CK_INFRA_UART_O2 15
#define CK_INFRA_NFI_O 16
#define CK_INFRA_SPINFI_O 17
#define CK_INFRA_SPI0_O 18
#define CK_INFRA_SPI1_O 19
#define CK_INFRA_LB_MUX_FRTC 20
#define CK_INFRA_FRTC 21
#define CK_INFRA_FMSDC400_O 22
#define CK_INFRA_FMSDC2_HCK_OCC 23
#define CK_INFRA_PERI_133M 24
#define CK_INFRA_USB_O 25
#define CK_INFRA_USB_O_P1 26
#define CK_INFRA_USB_FRMCNT_O 27
#define CK_INFRA_USB_FRMCNT_O_P1 28
#define CK_INFRA_USB_XHCI_O 29
#define CK_INFRA_USB_XHCI_O_P1 30
#define CK_INFRA_USB_PIPE_O 31
#define CK_INFRA_USB_PIPE_O_P1 32
#define CK_INFRA_USB_UTMI_O 33
#define CK_INFRA_USB_UTMI_O_P1 34
#define CK_INFRA_PCIE_PIPE_OCC_P0 35
#define CK_INFRA_PCIE_PIPE_OCC_P1 36
#define CK_INFRA_PCIE_PIPE_OCC_P2 37
#define CK_INFRA_PCIE_PIPE_OCC_P3 38
#define CK_INFRA_F26M_O0 39
#define CK_INFRA_F26M_O1 40
#define CK_INFRA_133M_MCK 41
#define CK_INFRA_66M_MCK 42
#define CK_INFRA_PERI_66M_O 43
#define CK_INFRA_USB_SYS_O 44
#define CK_INFRA_USB_SYS_O_P1 45
/* INFRACFG_AO */
#define GATE_OFFSET 65
/* mtk_mux */
#define CK_INFRA_MUX_UART0_SEL 46 /* Linux CLK ID (0) */
#define CK_INFRA_MUX_UART1_SEL 47 /* Linux CLK ID (1) */
#define CK_INFRA_MUX_UART2_SEL 48 /* Linux CLK ID (2) */
#define CK_INFRA_MUX_SPI0_SEL 49 /* Linux CLK ID (3) */
#define CK_INFRA_MUX_SPI1_SEL 50 /* Linux CLK ID (4) */
#define CK_INFRA_MUX_SPI2_SEL 51 /* Linux CLK ID (5) */
#define CK_INFRA_PWM_SEL 52 /* Linux CLK ID (6) */
#define CK_INFRA_PWM_CK1_SEL 53 /* Linux CLK ID (7) */
#define CK_INFRA_PWM_CK2_SEL 54 /* Linux CLK ID (8) */
#define CK_INFRA_PWM_CK3_SEL 55 /* Linux CLK ID (9) */
#define CK_INFRA_PWM_CK4_SEL 56 /* Linux CLK ID (10) */
#define CK_INFRA_PWM_CK5_SEL 57 /* Linux CLK ID (11) */
#define CK_INFRA_PWM_CK6_SEL 58 /* Linux CLK ID (12) */
#define CK_INFRA_PWM_CK7_SEL 59 /* Linux CLK ID (13) */
#define CK_INFRA_PWM_CK8_SEL 60 /* Linux CLK ID (14) */
#define CK_INFRA_PCIE_GFMUX_TL_O_P0_SEL 61 /* Linux CLK ID (15) */
#define CK_INFRA_PCIE_GFMUX_TL_O_P1_SEL 62 /* Linux CLK ID (16) */
#define CK_INFRA_PCIE_GFMUX_TL_O_P2_SEL 63 /* Linux CLK ID (17) */
#define CK_INFRA_PCIE_GFMUX_TL_O_P3_SEL 64 /* Linux CLK ID (18) */
/* mtk_gate */
#define CK_INFRA_66M_GPT_BCK (65 - GATE_OFFSET) /* Linux CLK ID (19) */
#define CK_INFRA_66M_PWM_HCK (66 - GATE_OFFSET) /* Linux CLK ID (20) */
#define CK_INFRA_66M_PWM_BCK (67 - GATE_OFFSET) /* Linux CLK ID (21) */
#define CK_INFRA_66M_PWM_CK1 (68 - GATE_OFFSET) /* Linux CLK ID (22) */
#define CK_INFRA_66M_PWM_CK2 (69 - GATE_OFFSET) /* Linux CLK ID (23) */
#define CK_INFRA_66M_PWM_CK3 (70 - GATE_OFFSET) /* Linux CLK ID (24) */
#define CK_INFRA_66M_PWM_CK4 (71 - GATE_OFFSET) /* Linux CLK ID (25) */
#define CK_INFRA_66M_PWM_CK5 (72 - GATE_OFFSET) /* Linux CLK ID (26) */
#define CK_INFRA_66M_PWM_CK6 (73 - GATE_OFFSET) /* Linux CLK ID (27) */
#define CK_INFRA_66M_PWM_CK7 (74 - GATE_OFFSET) /* Linux CLK ID (28) */
#define CK_INFRA_66M_PWM_CK8 (75 - GATE_OFFSET) /* Linux CLK ID (29) */
#define CK_INFRA_133M_CQDMA_BCK (76 - GATE_OFFSET) /* Linux CLK ID (30) */
#define CK_INFRA_66M_AUD_SLV_BCK (77 - GATE_OFFSET) /* Linux CLK ID (31) */
#define CK_INFRA_AUD_26M (78 - GATE_OFFSET) /* Linux CLK ID (32) */
#define CK_INFRA_AUD_L (79 - GATE_OFFSET) /* Linux CLK ID (33) */
#define CK_INFRA_AUD_AUD (80 - GATE_OFFSET) /* Linux CLK ID (34) */
#define CK_INFRA_AUD_EG2 (81 - GATE_OFFSET) /* Linux CLK ID (35) */
#define CK_INFRA_DRAMC_F26M (82 - GATE_OFFSET) /* Linux CLK ID (36) */
#define CK_INFRA_133M_DBG_ACKM (83 - GATE_OFFSET) /* Linux CLK ID (37) */
#define CK_INFRA_66M_AP_DMA_BCK (84 - GATE_OFFSET) /* Linux CLK ID (38) */
#define CK_INFRA_66M_SEJ_BCK (85 - GATE_OFFSET) /* Linux CLK ID (39) */
#define CK_INFRA_PRE_CK_SEJ_F13M (86 - GATE_OFFSET) /* Linux CLK ID (40) */
#define CK_INFRA_66M_TRNG (87 - GATE_OFFSET) /* Linux CLK ID (41) */
#define CK_INFRA_26M_THERM_SYSTEM (88 - GATE_OFFSET) /* Linux CLK ID (42) */
#define CK_INFRA_I2C_BCK (89 - GATE_OFFSET) /* Linux CLK ID (43) */
#define CK_INFRA_66M_UART0_PCK (90 - GATE_OFFSET) /* Linux CLK ID (44) */
#define CK_INFRA_66M_UART1_PCK (91 - GATE_OFFSET) /* Linux CLK ID (45) */
#define CK_INFRA_66M_UART2_PCK (92 - GATE_OFFSET) /* Linux CLK ID (46) */
#define CK_INFRA_52M_UART0_CK (93 - GATE_OFFSET) /* Linux CLK ID (47) */
#define CK_INFRA_52M_UART1_CK (94 - GATE_OFFSET) /* Linux CLK ID (48) */
#define CK_INFRA_52M_UART2_CK (95 - GATE_OFFSET) /* Linux CLK ID (49) */
#define CK_INFRA_NFI (96 - GATE_OFFSET) /* Linux CLK ID (50) */
#define CK_INFRA_SPINFI (97 - GATE_OFFSET) /* Linux CLK ID (51) */
#define CK_INFRA_66M_NFI_HCK (98 - GATE_OFFSET) /* Linux CLK ID (52) */
#define CK_INFRA_104M_SPI0 (99 - GATE_OFFSET) /* Linux CLK ID (53) */
#define CK_INFRA_104M_SPI1 (100 - GATE_OFFSET) /* Linux CLK ID (54) */
#define CK_INFRA_104M_SPI2_BCK (101 - GATE_OFFSET) /* Linux CLK ID (55) */
#define CK_INFRA_66M_SPI0_HCK (102 - GATE_OFFSET) /* Linux CLK ID (56) */
#define CK_INFRA_66M_SPI1_HCK (103 - GATE_OFFSET) /* Linux CLK ID (57) */
#define CK_INFRA_66M_SPI2_HCK (104 - GATE_OFFSET) /* Linux CLK ID (58) */
#define CK_INFRA_66M_FLASHIF_AXI (105 - GATE_OFFSET) /* Linux CLK ID (59) */
#define CK_INFRA_RTC (106 - GATE_OFFSET) /* Linux CLK ID (60) */
#define CK_INFRA_26M_ADC_BCK (107 - GATE_OFFSET) /* Linux CLK ID (61) */
#define CK_INFRA_RC_ADC (108 - GATE_OFFSET) /* Linux CLK ID (62) */
#define CK_INFRA_MSDC400 (109 - GATE_OFFSET) /* Linux CLK ID (63) */
#define CK_INFRA_MSDC2_HCK (110 - GATE_OFFSET) /* Linux CLK ID (64) */
#define CK_INFRA_133M_MSDC_0_HCK (111 - GATE_OFFSET) /* Linux CLK ID (65) */
#define CK_INFRA_66M_MSDC_0_HCK (112 - GATE_OFFSET) /* Linux CLK ID (66) */
#define CK_INFRA_133M_CPUM_BCK (113 - GATE_OFFSET) /* Linux CLK ID (67) */
#define CK_INFRA_BIST2FPC (114 - GATE_OFFSET) /* Linux CLK ID (68) */
#define CK_INFRA_I2C_X16W_MCK_CK_P1 (115 - GATE_OFFSET) /* Linux CLK ID (69) */
#define CK_INFRA_I2C_X16W_PCK_CK_P1 (116 - GATE_OFFSET) /* Linux CLK ID (70) */
#define CK_INFRA_133M_USB_HCK (117 - GATE_OFFSET) /* Linux CLK ID (71) */
#define CK_INFRA_133M_USB_HCK_CK_P1 (118 - GATE_OFFSET) /* Linux CLK ID (72) */
#define CK_INFRA_66M_USB_HCK (119 - GATE_OFFSET) /* Linux CLK ID (73) */
#define CK_INFRA_66M_USB_HCK_CK_P1 (120 - GATE_OFFSET) /* Linux CLK ID (74) */
#define CK_INFRA_USB_SYS (121 - GATE_OFFSET) /* Linux CLK ID (75) */
#define CK_INFRA_USB_SYS_CK_P1 (122 - GATE_OFFSET) /* Linux CLK ID (76) */
#define CK_INFRA_USB_REF (123 - GATE_OFFSET) /* Linux CLK ID (77) */
#define CK_INFRA_USB_CK_P1 (124 - GATE_OFFSET) /* Linux CLK ID (78) */
#define CK_INFRA_USB_FRMCNT (125 - GATE_OFFSET) /* Linux CLK ID (79) */
#define CK_INFRA_USB_FRMCNT_CK_P1 (126 - GATE_OFFSET) /* Linux CLK ID (80) */
#define CK_INFRA_USB_PIPE (127 - GATE_OFFSET) /* Linux CLK ID (81) */
#define CK_INFRA_USB_PIPE_CK_P1 (128 - GATE_OFFSET) /* Linux CLK ID (82) */
#define CK_INFRA_USB_UTMI (129 - GATE_OFFSET) /* Linux CLK ID (83) */
#define CK_INFRA_USB_UTMI_CK_P1 (130 - GATE_OFFSET) /* Linux CLK ID (84) */
#define CK_INFRA_USB_XHCI (131 - GATE_OFFSET) /* Linux CLK ID (85) */
#define CK_INFRA_USB_XHCI_CK_P1 (132 - GATE_OFFSET) /* Linux CLK ID (86) */
#define CK_INFRA_PCIE_GFMUX_TL_P0 (133 - GATE_OFFSET) /* Linux CLK ID (87) */
#define CK_INFRA_PCIE_GFMUX_TL_P1 (134 - GATE_OFFSET) /* Linux CLK ID (88) */
#define CK_INFRA_PCIE_GFMUX_TL_P2 (135 - GATE_OFFSET) /* Linux CLK ID (89) */
#define CK_INFRA_PCIE_GFMUX_TL_P3 (136 - GATE_OFFSET) /* Linux CLK ID (90) */
#define CK_INFRA_PCIE_PIPE_P0 (137 - GATE_OFFSET) /* Linux CLK ID (91) */
#define CK_INFRA_PCIE_PIPE_P1 (138 - GATE_OFFSET) /* Linux CLK ID (92) */
#define CK_INFRA_PCIE_PIPE_P2 (139 - GATE_OFFSET) /* Linux CLK ID (93) */
#define CK_INFRA_PCIE_PIPE_P3 (140 - GATE_OFFSET) /* Linux CLK ID (94) */
#define CK_INFRA_133M_PCIE_CK_P0 (141 - GATE_OFFSET) /* Linux CLK ID (95) */
#define CK_INFRA_133M_PCIE_CK_P1 (142 - GATE_OFFSET) /* Linux CLK ID (96) */
#define CK_INFRA_133M_PCIE_CK_P2 (143 - GATE_OFFSET) /* Linux CLK ID (97) */
#define CK_INFRA_133M_PCIE_CK_P3 (144 - GATE_OFFSET) /* Linux CLK ID (98) */
#define CK_INFRA_PCIE_PERI_26M_CK_P0 (145 - GATE_OFFSET) /* Linux CLK ID (99) */
#define CK_INFRA_PCIE_PERI_26M_CK_P1 \
(146 - GATE_OFFSET) /* Linux CLK ID (100) */
#define CK_INFRA_PCIE_PERI_26M_CK_P2 \
(147 - GATE_OFFSET) /* Linux CLK ID (101) */
#define CK_INFRA_PCIE_PERI_26M_CK_P3 \
(148 - GATE_OFFSET) /* Linux CLK ID (102) */
/* TOPCKGEN */
/* mtk_fixed_factor */
#define CK_TOP_CB_CKSQ_40M 0 /* Linux CLK ID (74) */
#define CK_TOP_CB_M_416M 1 /* Linux CLK ID (75) */
#define CK_TOP_CB_M_D2 2 /* Linux CLK ID (76) */
#define CK_TOP_M_D3_D2 3 /* Linux CLK ID (77) */
#define CK_TOP_CB_M_D4 4 /* Linux CLK ID (78) */
#define CK_TOP_CB_M_D8 5 /* Linux CLK ID (79) */
#define CK_TOP_M_D8_D2 6 /* Linux CLK ID (80) */
#define CK_TOP_CB_MM_720M 7 /* Linux CLK ID (81) */
#define CK_TOP_CB_MM_D2 8 /* Linux CLK ID (82) */
#define CK_TOP_CB_MM_D3_D5 9 /* Linux CLK ID (83) */
#define CK_TOP_CB_MM_D4 10 /* Linux CLK ID (84) */
#define CK_TOP_MM_D6_D2 11 /* Linux CLK ID (85) */
#define CK_TOP_CB_MM_D8 12 /* Linux CLK ID (86) */
#define CK_TOP_CB_APLL2_196M 13 /* Linux CLK ID (87) */
#define CK_TOP_CB_APLL2_D4 14 /* Linux CLK ID (88) */
#define CK_TOP_CB_NET1_D4 15 /* Linux CLK ID (89) */
#define CK_TOP_CB_NET1_D5 16 /* Linux CLK ID (90) */
#define CK_TOP_NET1_D5_D2 17 /* Linux CLK ID (91) */
#define CK_TOP_NET1_D5_D4 18 /* Linux CLK ID (92) */
#define CK_TOP_CB_NET1_D8 19 /* Linux CLK ID (93) */
#define CK_TOP_NET1_D8_D2 20 /* Linux CLK ID (94) */
#define CK_TOP_NET1_D8_D4 21 /* Linux CLK ID (95) */
#define CK_TOP_NET1_D8_D8 22 /* Linux CLK ID (96) */
#define CK_TOP_NET1_D8_D16 23 /* Linux CLK ID (97) */
#define CK_TOP_CB_NET2_800M 24 /* Linux CLK ID (98) */
#define CK_TOP_CB_NET2_D2 25 /* Linux CLK ID (99) */
#define CK_TOP_CB_NET2_D4 26 /* Linux CLK ID (100) */
#define CK_TOP_NET2_D4_D4 27 /* Linux CLK ID (101) */
#define CK_TOP_NET2_D4_D8 28 /* Linux CLK ID (102) */
#define CK_TOP_CB_NET2_D6 29 /* Linux CLK ID (103) */
#define CK_TOP_CB_NET2_D8 30 /* Linux CLK ID (104) */
#define CK_TOP_CB_WEDMCU_208M 31 /* Linux CLK ID (105) */
#define CK_TOP_CB_SGM_325M 32 /* Linux CLK ID (106) */
#define CK_TOP_CB_NETSYS_850M 33 /* Linux CLK ID (107) */
#define CK_TOP_CB_MSDC_400M 34 /* Linux CLK ID (108) */
#define CK_TOP_CKSQ_40M_D2 35 /* Linux CLK ID (109) */
#define CK_TOP_CB_RTC_32K 36 /* Linux CLK ID (110) */
#define CK_TOP_CB_RTC_32P7K 37 /* Linux CLK ID (111) */
#define CK_TOP_INFRA_F32K 38 /* Linux CLK ID (112) */
#define CK_TOP_CKSQ_SRC 39 /* Linux CLK ID (113) */
#define CK_TOP_NETSYS_2X 40 /* Linux CLK ID (114) */
#define CK_TOP_NETSYS_GSW 41 /* Linux CLK ID (115) */
#define CK_TOP_NETSYS_WED_MCU 42 /* Linux CLK ID (116) */
#define CK_TOP_EIP197 43 /* Linux CLK ID (117) */
#define CK_TOP_EMMC_250M 44 /* Linux CLK ID (118) */
#define CK_TOP_EMMC_400M 45 /* Linux CLK ID (119) */
#define CK_TOP_SPI 46 /* Linux CLK ID (120) */
#define CK_TOP_SPIM_MST 47 /* Linux CLK ID (121) */
#define CK_TOP_NFI1X 48 /* Linux CLK ID (122) */
#define CK_TOP_SPINFI_BCK 49 /* Linux CLK ID (123) */
#define CK_TOP_I2C_BCK 50 /* Linux CLK ID (124) */
#define CK_TOP_USB_SYS 51 /* Linux CLK ID (125) */
#define CK_TOP_USB_SYS_P1 52 /* Linux CLK ID (126) */
#define CK_TOP_USB_XHCI 53 /* Linux CLK ID (127) */
#define CK_TOP_USB_XHCI_P1 54 /* Linux CLK ID (128) */
#define CK_TOP_USB_FRMCNT 55 /* Linux CLK ID (129) */
#define CK_TOP_USB_FRMCNT_P1 56 /* Linux CLK ID (130) */
#define CK_TOP_AUD 57 /* Linux CLK ID (131) */
#define CK_TOP_A1SYS 58 /* Linux CLK ID (132) */
#define CK_TOP_AUD_L 59 /* Linux CLK ID (133) */
#define CK_TOP_A_TUNER 60 /* Linux CLK ID (134) */
#define CK_TOP_SYSAXI 61 /* Linux CLK ID (135) */
#define CK_TOP_INFRA_F26M 62 /* Linux CLK ID (136) */
#define CK_TOP_USB_REF 63 /* Linux CLK ID (137) */
#define CK_TOP_USB_CK_P1 64 /* Linux CLK ID (138) */
/* mtk_mux */
#define CK_TOP_NETSYS_SEL 65 /* Linux CLK ID (0) */
#define CK_TOP_NETSYS_500M_SEL 66 /* Linux CLK ID (1) */
#define CK_TOP_NETSYS_2X_SEL 67 /* Linux CLK ID (2) */
#define CK_TOP_NETSYS_GSW_SEL 68 /* Linux CLK ID (3) */
#define CK_TOP_ETH_GMII_SEL 69 /* Linux CLK ID (4) */
#define CK_TOP_NETSYS_MCU_SEL 70 /* Linux CLK ID (5) */
#define CK_TOP_NETSYS_PAO_2X_SEL 71 /* Linux CLK ID (6) */
#define CK_TOP_EIP197_SEL 72 /* Linux CLK ID (7) */
#define CK_TOP_AXI_INFRA_SEL 73 /* Linux CLK ID (8) */
#define CK_TOP_UART_SEL 74 /* Linux CLK ID (9) */
#define CK_TOP_EMMC_250M_SEL 75 /* Linux CLK ID (10) */
#define CK_TOP_EMMC_400M_SEL 76 /* Linux CLK ID (11) */
#define CK_TOP_SPI_SEL 77 /* Linux CLK ID (12) */
#define CK_TOP_SPIM_MST_SEL 78 /* Linux CLK ID (13) */
#define CK_TOP_NFI1X_SEL 79 /* Linux CLK ID (14) */
#define CK_TOP_SPINFI_SEL 80 /* Linux CLK ID (15) */
#define CK_TOP_PWM_SEL 81 /* Linux CLK ID (16) */
#define CK_TOP_I2C_SEL 82 /* Linux CLK ID (17) */
#define CK_TOP_PCIE_MBIST_250M_SEL 83 /* Linux CLK ID (18) */
#define CK_TOP_PEXTP_TL_SEL 84 /* Linux CLK ID (19) */
#define CK_TOP_PEXTP_TL_P1_SEL 85 /* Linux CLK ID (20) */
#define CK_TOP_PEXTP_TL_P2_SEL 86 /* Linux CLK ID (21) */
#define CK_TOP_PEXTP_TL_P3_SEL 87 /* Linux CLK ID (22) */
#define CK_TOP_USB_SYS_SEL 88 /* Linux CLK ID (23) */
#define CK_TOP_USB_SYS_P1_SEL 89 /* Linux CLK ID (24) */
#define CK_TOP_USB_XHCI_SEL 90 /* Linux CLK ID (25) */
#define CK_TOP_USB_XHCI_P1_SEL 91 /* Linux CLK ID (26) */
#define CK_TOP_USB_FRMCNT_SEL 92 /* Linux CLK ID (27) */
#define CK_TOP_USB_FRMCNT_P1_SEL 93 /* Linux CLK ID (28) */
#define CK_TOP_AUD_SEL 94 /* Linux CLK ID (29) */
#define CK_TOP_A1SYS_SEL 95 /* Linux CLK ID (30) */
#define CK_TOP_AUD_L_SEL 96 /* Linux CLK ID (31) */
#define CK_TOP_A_TUNER_SEL 97 /* Linux CLK ID (32) */
#define CK_TOP_SSPXTP_SEL 98 /* Linux CLK ID (33) */
#define CK_TOP_USB_PHY_SEL 99 /* Linux CLK ID (34) */
#define CK_TOP_USXGMII_SBUS_0_SEL 100 /* Linux CLK ID (35) */
#define CK_TOP_USXGMII_SBUS_1_SEL 101 /* Linux CLK ID (36) */
#define CK_TOP_SGM_0_SEL 102 /* Linux CLK ID (37) */
#define CK_TOP_SGM_SBUS_0_SEL 103 /* Linux CLK ID (38) */
#define CK_TOP_SGM_1_SEL 104 /* Linux CLK ID (39) */
#define CK_TOP_SGM_SBUS_1_SEL 105 /* Linux CLK ID (40) */
#define CK_TOP_XFI_PHY_0_XTAL_SEL 106 /* Linux CLK ID (41) */
#define CK_TOP_XFI_PHY_1_XTAL_SEL 107 /* Linux CLK ID (42) */
#define CK_TOP_SYSAXI_SEL 108 /* Linux CLK ID (43) */
#define CK_TOP_SYSAPB_SEL 109 /* Linux CLK ID (44) */
#define CK_TOP_ETH_REFCK_50M_SEL 110 /* Linux CLK ID (45) */
#define CK_TOP_ETH_SYS_200M_SEL 111 /* Linux CLK ID (46) */
#define CK_TOP_ETH_SYS_SEL 112 /* Linux CLK ID (47) */
#define CK_TOP_ETH_XGMII_SEL 113 /* Linux CLK ID (48) */
#define CK_TOP_BUS_TOPS_SEL 114 /* Linux CLK ID (49) */
#define CK_TOP_NPU_TOPS_SEL 115 /* Linux CLK ID (50) */
#define CK_TOP_DRAMC_SEL 116 /* Linux CLK ID (51) */
#define CK_TOP_DRAMC_MD32_SEL 117 /* Linux CLK ID (52) */
#define CK_TOP_INFRA_F26M_SEL 118 /* Linux CLK ID (53) */
#define CK_TOP_PEXTP_P0_SEL 119 /* Linux CLK ID (54) */
#define CK_TOP_PEXTP_P1_SEL 120 /* Linux CLK ID (55) */
#define CK_TOP_PEXTP_P2_SEL 121 /* Linux CLK ID (56) */
#define CK_TOP_PEXTP_P3_SEL 122 /* Linux CLK ID (57) */
#define CK_TOP_DA_XTP_GLB_P0_SEL 123 /* Linux CLK ID (58) */
#define CK_TOP_DA_XTP_GLB_P1_SEL 124 /* Linux CLK ID (59) */
#define CK_TOP_DA_XTP_GLB_P2_SEL 125 /* Linux CLK ID (60) */
#define CK_TOP_DA_XTP_GLB_P3_SEL 126 /* Linux CLK ID (61) */
#define CK_TOP_CKM_SEL 127 /* Linux CLK ID (62) */
#define CK_TOP_DA_SELM_XTAL_SEL 128 /* Linux CLK ID (63) */
#define CK_TOP_PEXTP_SEL 129 /* Linux CLK ID (64) */
#define CK_TOP_TOPS_P2_26M_SEL 130 /* Linux CLK ID (65) */
#define CK_TOP_MCUSYS_BACKUP_625M_SEL 131 /* Linux CLK ID (66) */
#define CK_TOP_NETSYS_SYNC_250M_SEL 132 /* Linux CLK ID (67) */
#define CK_TOP_MACSEC_SEL 133 /* Linux CLK ID (68) */
#define CK_TOP_NETSYS_TOPS_400M_SEL 134 /* Linux CLK ID (69) */
#define CK_TOP_NETSYS_PPEFB_250M_SEL 135 /* Linux CLK ID (70) */
#define CK_TOP_NETSYS_WARP_SEL 136 /* Linux CLK ID (71) */
#define CK_TOP_ETH_MII_SEL 137 /* Linux CLK ID (72) */
#define CK_TOP_CK_NPU_SEL_CM_TOPS_SEL 138 /* Linux CLK ID (73) */
/* APMIXEDSYS */
/* mtk_pll_data */
#define CK_APMIXED_NETSYSPLL 0
#define CK_APMIXED_MPLL 1
#define CK_APMIXED_MMPLL 2
#define CK_APMIXED_APLL2 3
#define CK_APMIXED_NET1PLL 4
#define CK_APMIXED_NET2PLL 5
#define CK_APMIXED_WEDMCUPLL 6
#define CK_APMIXED_SGMPLL 7
#define CK_APMIXED_ARM_B 8
#define CK_APMIXED_CCIPLL2_B 9
#define CK_APMIXED_USXGMIIPLL 10
#define CK_APMIXED_MSDCPLL 11
/* ETHSYS ETH DMA */
/* mtk_gate */
#define CK_ETHDMA_FE_EN 0
/* SGMIISYS_0 */
/* mtk_gate */
#define CK_SGM0_TX_EN 0
#define CK_SGM0_RX_EN 1
/* SGMIISYS_1 */
/* mtk_gate */
#define CK_SGM1_TX_EN 0
#define CK_SGM1_RX_EN 1
/* ETHWARP */
/* mtk_gate */
#define CK_ETHWARP_WOCPU2_EN 0
#define CK_ETHWARP_WOCPU1_EN 1
#define CK_ETHWARP_WOCPU0_EN 2
#endif /* _DT_BINDINGS_CLK_MT7988_H */
|