~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* riscv: dts: starfive: Enable pcie0 dts nodeMinda Chen2023-08-10
* riscv: dts: starfive: Enable PCIe host controllerMason Huo2023-08-02
* riscv: dts: jh7110: Add clock source from PLLXingyu Wu2023-07-24
* riscv: dts: jh7110: Add PLL clock controller nodeXingyu Wu2023-07-24
* riscv: dts: t-head: Add basic device tree for Sipeed Lichee PI 4A boardYixun Lan2023-07-12
* riscv: dts: starfive: Add support eeprom device tree nodeYanhong Wang2023-07-12
* riscv: dts: jh7110: Combine the board device tree files of 1.2A and 1.3BYanhong Wang2023-07-12
* riscv: dts: jh7110: Add ethernet device tree nodesYanhong Wang2023-07-12
* riscv: dts: sync mpfs-icicle devicetree with linuxConor Dooley2023-07-06
* riscv: dts: drop microchip from dts filenamesConor Dooley2023-07-06
* riscv: dts: jh7110: Add initial StarFive VisionFive v2 board device treeYanhong Wang2023-04-20
* riscv: dts: jh7110: Add initial u-boot device treeYanhong Wang2023-04-20
* riscv: dts: jh7110: Add initial StarFive JH7110 device treeYanhong Wang2023-04-20
* Merge tag 'v2023.04-rc3' into nextTom Rini2023-02-27
|\
| * riscv: binman: Add help message for missing blobsRick Chen2023-02-17
| * riscv: Rename Andes cpu and board namesLeo Yu-Chi Liang2023-02-17
| * riscv: ae350: dts: Update L2 cache compatible stringYu Chien Peter Lin2023-02-17
* | dm: dts: Convert driver model tags to use new schemaSimon Glass2023-02-14
|/
* riscv: dts: fix the mpfs's reference clock frequencyConor Dooley2022-11-15
* riscv: dts: Add QSPI NAND device nodePadmarao Begari2022-11-03
* riscv: dts: Update memory configurationPadmarao Begari2022-11-03
* riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin2022-11-03
* Rename CONFIG_SYS_TEXT_BASE to CONFIG_TEXT_BASESimon Glass2022-10-31
* riscv: dts: sifive: Synchronize FU740 and Unmatched DTIcenowy Zheng2022-09-06
* dt-bindings: clock: sifive: sync FU740 PRCI clock binding headerIcenowy Zheng2022-09-06
* riscv: dts: Sync important Unmatched pmic and qspi0 changes from LinuxJessica Clarke2022-09-05
* k210: dts: align plic node with LinuxNiklas Cassel2022-03-15
* k210: dts: align fpioa node with LinuxDamien Le Moal2022-03-15
* k210: dts: add missing power bus clocksDamien Le Moal2022-03-15
* k210: use the board vendor name rather than the marketing nameDamien Le Moal2022-03-15
* dts: automatically build necessary .dtb filesRasmus Villemoes2022-02-09
* riscv: qemu: Split devicetree files for qemu_riscv32/64Simon Glass2021-12-23
* riscv: Support booting SiFive Unmatched from SPI.Thomas Skibo2021-12-02
* riscv: dts: Split Microchip device treePadmarao Begari2021-12-02
* riscv: Remove OF_PRIOR_STAGE from RISC-V boardsIlias Apalodimas2021-10-18
* board: sifive: drop stuff related to unmatched revision 1Zong Li2021-07-21
* riscv: dts: add OpenPiton RISC-V board dts supportTianrui Wei2021-07-07
* riscv: dts: add dts for unmatched rev1Zong Li2021-07-06
* riscv: sifive: fu740: Support i2c in splZong Li2021-07-06
* board: riscv: add openpiton-riscv64 SoC supportTianrui Wei2021-07-06
* Merge tag 'v2021.07-rc5' into nextTom Rini2021-06-28
|\
| * riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL configBin Meng2021-06-17
| * riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bitBin Meng2021-06-17
| * riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodesBin Meng2021-06-17
| * riscv: ae350: dts: Remove the unnecessary space in bootargsBin Meng2021-06-17
| * riscv: ae350: dts: Add SPDX license headerBin Meng2021-06-17
* | k210: dts: Set PLL1 to the same rate as PLL0Sean Anderson2021-06-17
|/
* riscv: dts: add SiFive Unmatched board supportGreen Wan2021-05-31
* riscv: dts: add fu740 supportGreen Wan2021-05-31
* riscv: ae350: Switch to use binman to generate u-boot.itbBin Meng2021-05-19