~funderscore blog cgit wiki get in touch
aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* riscv: Rename SiFive CLINT to RISC-V ALINTBin Meng2023-07-12
* arch/riscv: add semihosting support for RISC-VKautuk Consul2022-12-08
* riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin2022-11-03
* riscv: lib: implement enable_caches for sifive cacheZong Li2021-09-07
* riscv: Split SiFive CLINT support between SPL and U-Boot properBin Meng2021-05-17
* Add support for stack-protectorJoel Peshkin2021-04-20
* riscv: assembler versions of memcpy, memmove, memsetHeinrich Schuchardt2021-04-08
* riscv: Move Andes PLMT driver to drivers/timerSean Anderson2020-10-26
* riscv: Rework riscv timer driver to only support S-modeSean Anderson2020-09-30
* riscv: Do not build reset.c if SYSRESET is onBin Meng2020-07-03
* riscv: Provide a mechanism to fix DT for reserved memoryAtish Patra2020-04-23
* riscv: Introduce SPL_SMP Kconfig option for U-Boot SPLBin Meng2020-04-23
* riscv: Add basic support for SBI v0.2Bin Meng2020-03-17
* riscv: add SPL supportLukas Auer2019-08-26
* riscv: add run mode configuration for SPLLukas Auer2019-08-26
* RISCV: image: Add booti supportAtish Patra2019-05-09
* riscv: Add a SYSCON driver for Andestech's PLMTRick Chen2019-04-08
* riscv: Add a SYSCON driver for Andestech's PLICRick Chen2019-04-08
* riscv: implement IPI platform functions using SBILukas Auer2019-04-08
* riscv: add infrastructure for calling functions on other hartsLukas Auer2019-04-08
* riscv: Implement riscv_get_time() API using rdtime instructionAnup Patel2018-12-18
* riscv: Add a SYSCON driver for SiFive's Core Local InterruptorBin Meng2018-12-18
* riscv: Move do_reset() to a common placeBin Meng2018-10-03
* riscv: Add EFI application infrastructureAlexander Graf2018-05-29
* riscv: Add setjmp/longjmp codeAlexander Graf2018-05-29
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-07
* riscv: nx25: lib: Add relative lib funcs to support RISC-VRick Chen2018-01-12